

If we denote by $X = \{ X_1, X_2, \dots, X_n \}$ the set of input variables and by $Z = \{ Z_1, Z_2, \dots, Z_m \}$ the set of the output variables, then a combinational logical circuit could be easily described mathematically by the triplet $CLC = (X, Z, F)$, in which the input-output function $F : X \rightarrow Z$ is independent of time.

In the synthesis of a circuit CLC generally one starts by classifying the functioning conditions according to the requirements imposed by a table of truth and the specification of the operation and non-operation state. The following steps are involved:

- Problem utterance; Formulation of the truth table;
- Minimization of the truth function;
- Correlated minimization of the commutation functions; Scheme analysis and hazard elimination;
- Hardware implementation of the logical functions.
-




Fig. 1. CLC representation

A delicate problem in the case of the classical approach of CLC circuits' synthesis is that not always an absolute optimum rigorous scheme is achieved. Thus, in the case of synthesis of the complex functions with a high number of input variables (those with $n > 6$), with many outputs and undetermined states, the algebraic and topological methods are very difficult to be applied.

In the following we illustrate the problem of designing CLC by an example. In figure 2 we show the process of minimisation with Veitch-Karnaugh diagram, and in figure 3 is shown the resulting CLC.




Fig. 2. The synthesis of the CLC using Veitch-Karnaugh diagram




Fig.3. The resulting CLC

3. CLC SIMULATION WITH THE HELP OF FEED-FORWARD NEURAL NETWORKS

This paper proposes a special treatment of these CLC's by means of the utilization of neural networks. The solution was suggested by the functional similitude existing between a CLC and a neural network with n inputs and m outputs. In fact, a neural network of three layers was used, the first layer having n (4) input neurons and the third m (2) output neurons (fig. 4). For the neural network the set of input and output data is given by the truth table in figure 2.




Fig. 4. Neural simulation of CLC

The simulations have shown that, for a network in configuration 4:6:2, the I/O dependence of the CLC can be already achieved. If we note that for this network are necessary 12 neurons (including the passive input neurons), it results an equivalent of 12 gates, in opposition with the CLC in figure 3 which uses 18 gates of several kinds. It is obvious that, in hardware implementation, a neural approach for realizing CLC’s functions can be competitive. In figure 5 one can see the real output of the “neural” CLC and the desired output, for every combination of inputs in truth table.




Fig. 5. Outputs of trained neural network

4. CONCLUSIONS

As a conclusion, the methodology of combinational circuits simulation, with the help of neural networks, requires the following steps:

Step 1. Formulation of the truth table for the chosen combinational circuit;

Step 2. Selection of a neural network with three layers which has n neurons on the first layer, a number of neurons in the hidden layer that will be find and m neurons in the output layer;

Step 3. Training the neural network using the truth table;

Step 4. Verification of the correct functioning of the network;

Step 5. Network hardware implementation.

REFERENCES

- [1]. Dumitraş Adriana: **Proiectarea reţelelor neuronale artificiale**, Casa editorială Odeon, Bucureşti, 1997.
- [2]. Dumitrescu D., H. Costin – **Neural networks. Theory and applications**. Ed. Teora, Bucharest, 1996.
- [3]. Joldeş R. – **Neural Networks. Basic notions. Implementations.**, Seria Didactica, “1 Decembrie 1918” University, Alba Iulia, 1995.
- [4]. Ştefan G. M., I. V. Drăghici, T. Mureşan, E. Barbu – **Digital integrate circuits**, Ed. Didactică şi Pedagogică, Bucharest, 1983.

Authors:

Remus JOLDEŞ, rjoldes@uab.ro

Ioan ILEANĂ, iileana@lmm.uab.ro

Emilian CEUCA, eceuca@lmm.uab.ro

Corina ROTAR, crostar@lmm.uab.ro

“1 Decembrie 1918” University of Alba Iulia